ldt/KiCadLib
ldt/KiCadLib
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

FRT5 and 7217PCB02 added

Browse source
This commit is contained in:
Thomas Weinhold 2020-09-25 19:58:11 +02:00
commit 9a1c725e9c
8 changed files with 1663 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

39
footprints/0_Connectors.pretty/7217PCB02.kicad_mod Normal file
View file

@ -0,0 +1,39 @@
(module 7217PCB02 (layer F.Cu) (tedit 5F6E156F)
(fp_text reference REF** (at 0 -22.4 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 7217PCB02 (at -1 -10 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 0 3) (end 5.5 3) (layer F.SilkS) (width 0.12))
(fp_line (start 5.5 3) (end 5.5 0) (layer F.SilkS) (width 0.12))
(fp_line (start 5.5 0) (end 9 0) (layer F.SilkS) (width 0.12))
(fp_line (start 9 0) (end 9 -20.5) (layer F.SilkS) (width 0.12))
(fp_line (start 9 -20.5) (end 4.5 -20.5) (layer F.SilkS) (width 0.12))
(fp_line (start 4.5 -20.5) (end 4.5 -23.5) (layer F.SilkS) (width 0.12))
(fp_line (start 4.5 -23.5) (end -4.5 -23.5) (layer F.SilkS) (width 0.12))
(fp_line (start -4.5 -23.5) (end -4.5 -20.5) (layer F.SilkS) (width 0.12))
(fp_line (start -4.5 -20.5) (end -9 -20.5) (layer F.SilkS) (width 0.12))
(fp_line (start -9 -20.5) (end -9 0) (layer F.SilkS) (width 0.12))
(fp_line (start -9 0) (end -5.5 0) (layer F.SilkS) (width 0.12))
(fp_line (start -5.5 0) (end -5.5 3) (layer F.SilkS) (width 0.12))
(fp_line (start -5.5 3) (end 0 3) (layer F.SilkS) (width 0.12))
(fp_line (start -4.5 3) (end -4.5 5.5) (layer F.SilkS) (width 0.12))
(fp_line (start -4.5 5.5) (end -8 5.5) (layer F.SilkS) (width 0.12))
(fp_line (start -8 5.5) (end -8 9.5) (layer F.SilkS) (width 0.12))
(fp_line (start -8 9.5) (end 8 9.5) (layer F.SilkS) (width 0.12))
(fp_line (start 8 9.5) (end 8 5.5) (layer F.SilkS) (width 0.12))
(fp_line (start 8 5.5) (end 4.5 5.5) (layer F.SilkS) (width 0.12))
(fp_line (start 4.5 5.5) (end 4.5 3) (layer F.SilkS) (width 0.12))
(pad S thru_hole circle (at 8 -4) (size 2 2) (drill 1.4) (layers *.Cu *.Mask))
(pad R thru_hole circle (at 8 -10.35) (size 2 2) (drill 1.4) (layers *.Cu *.Mask))
(pad T thru_hole circle (at 8 -16.7) (size 2 2) (drill 1.4) (layers *.Cu *.Mask))
(pad TS thru_hole circle (at -8 -16.7) (size 2 2) (drill 1.4) (layers *.Cu *.Mask))
(pad RS thru_hole circle (at -8 -10.35) (size 2 2) (drill 1.4) (layers *.Cu *.Mask))
(pad SS thru_hole circle (at -8 -4) (size 2 2) (drill 1.4) (layers *.Cu *.Mask))
(model ../packages3d/7217PCB02.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)